

# **Advanced Analog Integrated Circuits**


## **Operational Transconductance Amplifier III**

Bernhard E. Boser


University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser




# Telescopic OTA




- Simple
  - Low power?
- $$\alpha = \frac{V_{\text{out}}}{V_{\text{in}}} \approx 2$$




# Output Swing versus Gain



- minimum gain matters
- $R_o = R_{out} // R_{op}$



# Cascoded Telescopic OTA






- + CMRR, PSRR
- + Same power
- + ~Same noise
- 



$$V_{o,\max} = 2 \cdot (V_{DD} - V_{t,3,5}^*)$$
$$\approx 2 \cdot (V_{DD} - 6V^*)$$





# Realizing $V_{bias}$





# Input Capacitance





# Neutralization Capacitor Layout



# Improved Swing: Folded Cascode



# Folded Cascode Noise




# **Advanced Analog Integrated Circuits**



## **Slewing**

Bernhard E. Boser  
University of California, Berkeley  
[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser



# Differential Pair Transconductance




$V_{id} > V^*$   
 $G_m \ll g_m$




# Initial Transient

- Differential mode half circuit:




$$V_{xd, step} = \frac{V_{id, step}}{2} \cdot \frac{C_s}{C_s + C_x + C_L / G}$$


$\Rightarrow V^*$





# Circuit Model During Slew



$$t_{\text{slew}} = \frac{|v_{xd, \text{set}}| - v^*}{\beta \cdot SR}$$



# Initial Transient



# Linear Settling


---

$$\{V_{sd}\} \leq V^*$$

$$\Rightarrow V_{od, lin} = c \cdot V_{id} - V_{od, skew}$$
$$= c \cdot V_{id} - t_{skew} \cdot SR$$


$$\therefore t_{lin} = -\tau \cdot \ln \left( \Sigma_d \cdot \frac{c \cdot V_{id}}{V_{od, lin}} \right)$$

~~skew~~ skew sett





# Settling Time with Slewring

$$t_s = t_{s, \text{set}} + t_{\text{lin}}$$
$$\approx \frac{V_{id, \text{step}} \cdot \frac{C_s}{C_s + C_x + C_f || C_c} - V^*}{\beta \cdot SR}$$
$$- \tau \cdot \ln \left( \xi_d \cdot \frac{C_{Vid}}{V_{od, \text{lin}}} \right)$$



# Design Procedure with Slewring

- For circuits with significant slewring (large input compared to  $V^*$ , small closed-loop gain  $c$ )
  1. Start by assuming a slewring time, e.g. 50% of  $t_s$
  2. Design and verify that linear settling completes within  $t_{lin}$  (apply only small steps during simulation to avoid slewring)
  3. Now verify with a full-scale input step and check the actual ratio of  $t_{slew}/t_{lin}$
  4. Iterate until the design and verification match
- Typically you get convergence in a few iterations
- Slewring is power efficient
  - Entire bias current used to charge load
  - But limits maximum speed



# **Advanced Analog Integrated Circuits**


## **Two Stage OTA**

Bernhard E. Boser


University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser



# Miller Compensated 2-Stage OTA



# Process Insensitive Realization of $R_z$




$$R_2 = \frac{1}{g_m s_a} = \frac{1}{g_m s_a}$$

$M_{2i}$ ,  $M_{5i}$ :

- Same  $\rightarrow$
- Same  $\sqrt{g_s}$
- Same w/s

$\Rightarrow$  Same  $g_m$ !

# Slewing in 2-Stage Miller OTA




$$SR = \frac{I_{Tail}}{2 C_c}$$

M<sub>2a</sub> source



enough current  
to charge C<sub>a</sub>, C<sub>b</sub> &  
C<sub>Ltotb</sub>

M<sub>4a</sub> west sink

Ref: M. Yavari et al, "An accurate analysis of slew rate for two-stage CMOS opamps," TCAS-II, March 2005, pp. 164-7.




# Asymmetric Slewring



# Why is Symmetric Slewwing Important?

---



# **Advanced Analog Integrated Circuits**


## **OTA Design Flow**

Bernhard E. Boser

University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser



# Divide and Conquer Design Flow

---

- Determine suitable topology based on specifications, e.g.
  - Single or multi-stage
  - Gain boosting
- Script based design
  - Step 1: small-signal
    - Make reasonable assumptions (output range,  $L$ ,  $\alpha$  etc.)
    - Ignore slewing
  - Step 2: large-signal
    - Compute slewing time (use ideal CMFB, biasing), re-optimize
    - Add CMFB, verify stability and settling
      - At this point your design should meet the settling and dynamic range requirements
    - Add biasing, check static settling accuracy
    - Proceed to layout phase: # fingers for transistors, ...



# Remedies (Examples)


---

\* Excessive Noise

Scale       $A_{LC}$  caps  
 $I_B$   
 $\omega$

\*  $C$        $C_{DB}$ ,  $C_{SB}$        $C_C$

\* Phase margin



# **Advanced Analog Integrated Circuits**


## **OTA Examples**

Bernhard E. Boser


University of California, Berkeley

[boser@eecs.berkeley.edu](mailto:boser@eecs.berkeley.edu)


Copyright © 2016 by Bernhard Boser




# High Gain




[Bult, JSSC 1992]




# Differential Boosters




[Ahmadi, TCAS-II, 2006]



# Boosted Boosters




[Chiu, JSSC 2004]




# 2-Stage OTA with 2 CMFB Loops

---




[Yang, JSSC 2001]




# 2-Stage OTA with Ribner Compensation


---




[Abo, JSSC 1999]




# Simpler?



pseudo-differential




[Nauta OTA, Irfansyah, 2014]



# Differential & Low Power

---



Current-starved inverter OTA  
(2<sup>nd</sup> & 3<sup>rd</sup> integrators)

[Groenen, ISSCC 2016]

